

REV: 1.1

SHEET

TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU LGA1156-A
05	CPU LGA1156-B
06	CPU LGA1156-C
07	DDR III CHANNEL A
08	DDR III CHANNEL B
09	DDR III POWER CAP
10	PCH_FDI,DMI,USB,PCIE,NVRAM
11	PCH_DP,CLK BUFFER
12	PCH_HOST,SATA,PCI
13	PCH_GPIO,CTRL,AUDIO
14	PCH_PWR,GND
15	PCI_EXPRESS*16 SLOT
16	PCI_EXPRESS*4 SLOT
17	PCI_SLOT 1,2
18	ITE 8720 LPC IO
19	Dual BIOS,PHOT,D-OC
20	ALC888B
21	REAR AUDIO JACK
22	CLOCK GEN ICS9LPRS914
23	DISCRETE POWER
24	DDR 15V,PWR_SEQ
25	CPU_VAXG_PWM_ISL6314CRZ
26	CPU_VTT_PWM_ISL6322G
27	VCORE_PWM_ISL6334CR

SHEET

TITLE

[illegible]

GA-H55M-S2H Version: 1.1


Circuit or PCB layout change
for next version



Component value change history

2010/03/17

[illegible][illegible]

BLOCK DIAGRAM







	FUNCTION	DEFAULT
VID0	MSI0	0
VID1	MSI1	1
VID2	MSI2	1
VID3	IMON CFG0	1
VID4	IMON CFG1	1
VID5	IMON CFG2	1
VID6	RSVD	0
VID7	VRD SEL	0
PSI#	RSVD	

Gigabyte Technology


Date: Wednesday, March 17, 2010 Sheet 4 of 34

LGA1156/[10SC1-F01156-01R]LGA1156/[10SC1-F01156-01R]





DDR TERMINATION CHANNEL A/B

DDR15V Decouple



DDRVTT Decouple




Gigabyte Technology

Title			DDRIII POWER CAP
Size A	Document Number	GA-H55M-S2H	
Date: Wednesday, March 17, 2010		Sheet 9 of 34	Rev 1.1

DMI:12/5/5/5/12
Impedance=80 +- 17.5%

USB:15/4.5/7.5/4.5/15
Impedance=90+- 15%



PCIE X4

JMB368

LAN

電容要靠近 slot 端

PCH_HS

PCH_HS[12SP2-030030-C1R]

USB OC# Configure	
OC0#	USB0,1 (F_USB1)
OC1#	USB2,3 (F_USB2)
OC2#	USB4,5 (USB_LAN)
OC3#	USB6,7 (X) H55-->N/A
OC4#	USB8,9 (R_USB)
OC5#	USB10~11 (R_USB)
OC6#	USB12~13 (KB_USB)
OC7#	GPIO14


NV ALE	
Hi	Enable Danbury
Lo	Disable Danbury



Intel anti theft techonlogy


Impedance=50+- 15%
ONFI: NV_DQ 4/5
NV_DQS 4/10
NV_CTRL 4/10
NV_CK 4/15

DMI Terminator voltage
HI : AC COUP : TX/RX TO VCC
LO : DC COUP : HALF SWING


Gigabyte Technology			
Title PCH FDI,DMI,USB,PCIE,NVRAM			
Size B	Document Number	GA-H55M-S2H	Rev 1.1
Date:	Wednesday, March 17, 2010	Sheet 10	of 34














PCIESLOT-64D-98D-1



PCI1,2 SLOT



Place close to PCI1



IT8720F (GB)

IT8720F-S-JX/GBYS

For IT8721 to control PCH PECI

For IT8720 Power

For IT8721 Power

internal power pin for IT8721
Must pop in IT8721




ITE8720 Power on Strapping

JP2	1	Disable VID/SVID output pins
	0	Enable VID00-7 output pins
JP3	1	SPI-Flash Disable
	0	SPI-Flash Enable
JP4	1	k8 power sequency function is Disable
	0	k8 power sequency function is Enable
JP5	1	Disable WDT reset PWROK
	0	Enable WDT reset PWROK
JP6	1	Parallel VID output
	0	Serial VID output
JP7	1	Enable Dual BIOS Function
	0	Disable Dual BIOS Function

Gigabyte Technology


Title			ITE 8720 LPC IO
Size B	Document Number	GA-H55M-S2H	
		Rev	1.1
Date:	Wednesday, March 17, 2010	Sheet	18 of 34

RING IN




PLACE NEAR COM CONNECTOR

DYNAMIC CURRENT OC



DUAL BIOS



Default int pull up


BOOT DEVICE	GNT1	GNT0
LPC	0	0
PCI	0	1
SPI	1	1

1	means	floating
0	means	PD 1K

need to check which
is right

IC8SO-SOCKET


-PROHOT



Gigabyte Technology

Title			
COM & PROHOT/Dynamic O.C.			
Size	Document Number		Rev
Custom	GA-H55M-S2H		1.1
Date:	Wednesday, March 17, 2010	Sheet	19 of 34




	ALC888B	ALC888 -VA	ALC889A	ALC888 -VD	ALC892
CR59	X	O	O	O	O
CR53,58	X	X	O	X	X
CR56	O	O	O	O	X
CR63	X	X	X	X	O
CR34	20K/1%	20K/1%	20K/0.1%	20K/1%	20K/1%



Can Support Amp Out


50歐姆:[18/4/10/4/18]

50歐姆:[18/4/10/4/18]



GSEL=1, 96Mhz from 12/13
GSEL=0, 100Mhz from 12/13


SEL_48=1, 24Mhz from pin10
SEL_48=0, 48Mhz from pin10




SEL_STOP: latched input to select pin functionality
1 = Selects pin 44/45 to be PCI_STOP#/CPU_STOP#
0 = Selects pin 44/45 to be PCIE outputs ;
3.3V PCICLK output

Gigabyte Technology


5VDUAL




+12V SHORT PROTECT




5VDUAL SHORT PROTECT




3VDUAL






DDRVTT




VCC1_8_PCH



VCC1_05_PCH



DDR1_5V



$$OCP : I_{peak} = (2 \times I_{ocset} \times R_{ocset}) / R_{dson}$$

$$I_{ocset} = 21.5 \mu A, R_{ocset} = 8.2 k$$

VIN=5V, VOUT=1.5V, IOUT=25A, PHASE=1
IRMS=11.46A

560u/FP/D/6.3V/68/8m RIPPLE CURRENT=5.6A
Coefficient=1.7 (85°C), 1 (105°C)
VIN Ripple current=5.6X1.7=9.52A (85°C)

-->故固態電容須 $2 \times 9.52 = 19.04 > 11.46A$

1000u/D/6.3V/8C/30m RIPPLE CURRENT=1.14A
Coefficient=1.7 (85°C), 1 (105°C)
VIN Ripple current=1.14X1.7=1.938A (85°C)

-->故電解電容須 $6 \times 1.938 = 11.628 > 11.46A$


VIN=3V, VOUT=1.05V, IOUT=7.5A, PHASE=1
IRMS=3.5A


-->故固態電容須 $1 \times 9.52 = 9.52 > 3.5A$





-->故電解電容須 $2 \times 1.938 = 3.876 > 3.5A$

Gigabyte Technology


Title			DDR_15V
Size	Document Number	GA-H55M-S2H	
Custom			Rev 1.1
Date:	Wednesday, March 17, 2010	Sheet	24 of 34








Close to connector




Close to connector


FLOPPY



R_USB




CASE OPEN




Case Open Circuits


SATA LED



F_USB & F_1394 POWER PROTECT







INTEL FRONT PANEL










Gigabyte Technology			
FP,F_USB,USB PWR,FDD,BZ			
GA-H55M-S2H			
Title	Document Number	Rev	1.1
Size	Custom		
Date:	Wednesday, March 17, 2010	Sheet	28 of 34



ATX POWER CONNECTOR



PCIE-1G LAN




USB_LAN CONNECTOR



90歐姆:[20/4/8/4/20]

90 歐姐: [15/4.5/7.5/4.5/15]


L1117LG/N/SOT223/1A




100u/D/10V/57




TEMP H/W MONITOR




VOLTAGE-- H/W MONITOR




KB/USB



CPU SMART FAN



SYS SMART FAN Linear SYS_FAN



Gigabyte Technology


Title				Rev	
HWM,KB/MS, FAN CTRL					
Size	Document Number				1.1
Custom	GA-H55M-S2H				
Date:	Wednesday, March 17, 2010		Sheet 33 of 34		

PCH GPIO LIST TABLE					
PIN NAME	PWR	Default	USAGE	NOTE	
GP0	MAIN	H-Z	GPI	-PECI_REQ	N/A
GP1/TACH1	MAIN		GPI	ICH_FAN_TACH1	N/A
GP2/PIRQE#	MAIN		GPI	-PIRQE	P/U 8.2K VCC3
GP3/PIRQF#	MAIN		GPI	-PIRQF	P/U 8.2K VCC3
GP4/PIRQG#	MAIN		GPI	-PIRQG	P/U 8.2K VCC3
GP5/PIRQH#	MAIN		GPI	-PIRQH	P/U 8.2K VCC3
GP6/TACH2	MAIN		GPI	ICH_FAN_TACH2	N/A
GP7/TACH3	MAIN		GPI	ICH_FAN_TACH3	N/A
GP8	STBY	H	GPO	GPIO8	P/U 8.2K 3VDUAL
GP9/OC5#	STBY		NATIVE	OC5#	N/A
GP10/OC6#	STBY		NATIVE	OC6#	N/A
GP11/SMBALERT#	STBY		NATIVE	-SMBALERT	P/U 8.2K 3VDUAL
GP12	STBY	L	GPI	LAN_PHY_PWR_CTRL	P/U 8.2K 3VDUAL
GP13	STBY	L	GPI	GPIO13	P/U 8.2K 3VDUAL
GP14/OC7#	STBY		NATIVE	OC7#	N/A
GP15	STBY	L	GPO	GPIO15	N/A
GP16	MAIN		GPI	-SKTOCC	P/U 8.2K VCC3
GP17/TACH0	MAIN		GPI	ICH_FAN_TACH0	N/A
GP18	MAIN		NATIVE	MB_ID0	P/D 8.2K GND
GP19	MAIN		GPI	-LAN1_ISO	P/U 8.2K VCC3
GP20	MAIN		NATIVE	LED_CTL	P/U 1K VCC3
GP21	MAIN		GPI	VCC18_PCH_OV2	P/U 8.2K VCC3
GP22	MAIN	H-Z	GPI	VCORE_OV3	P/U 8.2K VCC3
GP23	MAIN		NATIVE	-LDRQ1	P/U 8.2K VCC3
GP24	STBY	L	GPO	TLS	P/U 8.2K 3VDUAL
GP25	STBY		NATIVE	-CPU_STOP	P/U 8.2K 3VDUAL
GP26	STBY		NATIVE	-AC2_DET	P/U 8.2K 3VDUAL
GP27	STBY	H	GPO	GPIO27	P/U 8.2K 3VDUAL
GP28	STBY	H	GPO	GPIO28	P/U 8.2K 3VDUAL
GP29	STBY	L	GPI	GPIO29	N/A
GP30	STBY	H-Z	GPI	S_PWR_ACK	P/U 100K 3VDUAL
GP31	STBY	H-Z	GPI	N/A(Reverse)	P/U 8.2K VCC3
GP32	MAIN	H	GPO	MB_ID1	P/D 8.2K GND
GP33	MAIN	H	GPO	LOAD-LINE	P/U 1K VCC3
GP34	MAIN	H-Z	GPI	-PCI_STOP	P/U 8.2K VCC3
GP35	MAIN	L	GPO	GPIO35	P/U 8.2K VCC3
GP36	MAIN		GPI	-LAN1_DSM	P/U 8.2K VCC3
GP37	MAIN		GPI	N/A	P/U 8.2K VCC3
GP38	MAIN	H-Z	GPI	VCORE_OV2	P/U 8.2K VCC3
GP39	MAIN	H-Z	GPI	-LAN_DSM	P/U 8.2K VCC3
GP40	STBY		NATIVE	OC1#	N/A
GP41	STBY		NATIVE	OC2#	N/A
GP42	STBY		NATIVE	OC3#	N/A
GP43	STBY		NATIVE	OC4#	N/A
GP44	STBY	L	NATIVE	N/A	P/U 8.2K 3VDUAL
GP45	STBY		NATIVE	-LPCPME	P/U 8.2K 3VDUAL
GP46	STBY	L	NATIVE	PWR_LED	P/U 8.2K 3VDUAL
GP47	STBY		NATIVE	PSI_LED	P/U 8.2K 3VDUAL
GP48	MAIN	H-Z	IN	EN_PWM	P/U 8.2K VCC3
GP49	MAIN	H-Z	IN	VCC18_OV1	P/U 8.2K VCC3
GP50	MAIN		NATIVE	-REQ1	P/U 2.2K VCC
GP51	MAIN	H	NATIVE	-GNT1	N/A
GP52	MAIN		NATIVE	-REQ2	P/U 2.2K VCC
GP53	MAIN	H	NATIVE	-GNT2	N/A
GP54	MAIN		NATIVE	-REQ3	P/U 2.2K VCC
GP55	MAIN	H	NATIVE	-GNT3	N/A
GP56	STBY		NATIVE	N/A(Reverse)	P/U 8.2K 3VDUAL
GP57	STBY	H-Z	IN	VCORE_OV1	P/U 8.2K 3VDUAL
GP58	STBY	H-Z	NATIVE	F_USB_OC	P/U 8.2K 3VDUAL
GP59	STBY		NATIVE	USB_OC0#	N/A
GP60	STBY	H-Z	NATIVE	N/A(Reverse)	P/U 8.2K 3VDUAL
GP61	STBY	L	NATIVE	-SUSTAT	N/A
GP62	STBY	L	NATIVE	SUSCLK	N/A
GP63	STBY	L	NATIVE	GPIO63	N/A
GP64	MAIN	L	NATIVE	CLKOUTFLEX0	N/A
GP65	MAIN	L	NATIVE	CLKOUTFLEX1	N/A
GP66	MAIN	L	NATIVE	CLKOUTFLEX2	N/A
GP67	MAIN	L	NATIVE	CLKOUTFLEX3	N/A
GP72	STBY	H-Z	NATIVE	VCORE_OV4	P/U 8.2K 3VDUAL
GP73	STBY		NATIVE	1_05V_OV1	P/U 8.2K 3VDUAL
GP74	STBY	H-Z	NATIVE	1_05V_OV2	P/U 8.2K 3VDUAL
GP75	STBY	H-Z	NATIVE	N/A(Reverse)	P/U 8.2K 3VDUAL


Super I/O ITE8720 GPIO Table

PIN NAME	USAGE	NOTE
SVC/PECI_RQT/GP14	-PECI_REQ	
PWROK1/GP13	PWROK1/ITE_PWROK	
KRST#/GP62	-KRST	
SO/GP50	-ICH_SPI_CS	
IRTX/GP47/CE2_N/JP7	CEB_N	
GP46/IRRX	-LAN2_DSM	
PSION#/GP42	-PSON	
PWROK2#/GP41	PECI_CTL	
PCIRST3#/GP10/VDIMM_STR_EN	-PCIE_RST	
RSMRST#CIRRX1/GP55	-RSMRST	
PME#/GP54	-LPCPME	
PD5/GP75/BUSS00	N/A	

PIN NAME	USAGE	NOTE
FAN_TAC2/GP52	FANIO2	
FAN_TAC3/GP37	FANIO3	
VIDO3/FAN_TAC4/GP25/DSR2#	FANIO4	
FAN_CTL2/GP51	FANPWM2	
FAN_CTL3/GP36	FANPWM3	
VID4/GP34	BEEP-	
VID3/GP33	TURBO1	
VID2/GP32	TURBO0	
VCORE_GOOD/VID6/GP63	CPUT_LED1_C	
VID5/GP35	CPUT_LED2_C	
VID1/GP31	CPUT_LED3_C	
VID0/GP30	-LAN1_DSM	NBT_LED1_C
SLCT/GP80	CPU_LED1_C	
PE/GP81	CPU_LED2_C	
BUSY/GP82	CPU_LED3_C	
PD3/GP73/BUSSI1	SB_LED1_C	
PD4/GP74/BUSSI2	SB_LED2_C	
VCORE_EN/VID7/GP64	IT_GP64	SB_LED3_C
PD0/GP70	NB_LED1_C	
PD1/GP71	NB_LED2_C	
PD2/GP72/BUSSIO	NB_LED3_C	
GP22/SCK	LOW_PWR_1	
VIDO5/GP27/SIN2	LOW_PWR_2	
PCIRST2#/GP11	-PFMRST1	
PCIRST1#/GP12	-PFMRST2	
3VSB5W#/GP40	CSI_F0	BSEL166_1
SUSCH#/GP53	CSI_F1	BSEL166_2
GP23/SI	BSEL166_3/CSISBSL	
VIDO0/GP20/CTS2#	CPUT_LED1_C	BSEL166_4
GP65/VDPA_EN/GB_01	MB_ID2	
PD6/GP76/BUSSO1	MB_ID3	
PD7/GP77/BUSSO2	MB_ID4	
AFD#/GP86/SMBC_R	32 PIN	FST_2X8
INIT#/GP85/SMBC_M	SEC_2x8	GTLREF_AD2
ACK#/GP83	DDR_LED1_C	
VIDO1/GP21/DCD2#	DDR_LED2_C	
STB#/GP87/SMBC_M	DDR_LED3_C	
PWRON#GP44	VCORE_OV1	
PANSWH#/GP43	PWRBTSW	
KDAT/GP61	-PWRBTSW	
KCLK/GP60	KDAT	
MDAT/GP57	KCLK	
MACL/GP56	MDAT	
GP66/VIDT_EN/GB_02	NBT_LED1_C	MCLK
SVD/PCIRSTIN#CIRTX/GP15	PWM2_CR	
KDAT/GP61	PWM2_CR	
GP67/CPU_PG/GB_03	EN_LOADLINE	IT_GP67/-EN_PWM2
SLIN#/GP84/SMBC_R	-EN_PWM2	
PSI_L/FAN_CLT5/CIRRX2/GP16	-THERM	
VIDO4/GP26/SOUT2	DDR18V_PH2_EN	
VIDO2/FAN_TAC5/GP24/DSR2#	DDR18V_LED	
VIDO6/GP17/RI2#	1_1V_PH_EN	
VIDO7/JP6/DTR2#	JP6	
PD5/GP75/BUSS00	SB_LED3_C	



PWM各相位的擺法如下:



BIOS超電壓對應表:

線路圖名稱	BIOS選項
Vcore	CPU Vcore
CPU_VTT	CPU Termination
CPU_VAXG	CPU Graphic Core
VCC1_8_PCH	CPU PLL
VCC1_05_PCH	PCH core
3VDUAL	3VDUAL
DDR15V	DRAM voltage
DDRVTT	DRAM Terminatio
VREF_CA_A/VREF_CA_B	DRAM Address Ref
VREF_DQ_A/VREF_DQ_B	DRAM Data Ref

散熱模組料號:

8IBP:
1.12SP2-01A001-Y1R/Y2R
2.12SP2-01A001-Z1R/Z2R
(HIBRID模組) 包材階

	3 pin FAN control	4 pin FAN control	FAN speed	Controller
CPU FAN	FANPWM1	FANPWM3	FANIO1	IT8720
	ICH_FAN_PWM2	ICH_FAN_PWM0	ICH_FAN_TACH0	PCH
SYS FAN	FANPWM2	N/A	FANIO2	IT8720
	ICH_FAN_PWM1	N/A	ICH_FAN_TACH1	PCH
PWR FAN	N/A	N/A	FANIO3	IT8720
			ICH_FAN_TACH2	PCH